RECEIVED CENTRAL FAX CENTER MAY 0 7 2008

RECEIVED CENTRAL FAX CENTER MAY 0 7 2008

| 1 | LISTING OF THE CLAIMS |
|-----|--|
| . 2 | We claim: |
| 3 | 1. (Currently amended) An apparatus comprising: |
| 4 | a descriptor table - said apparatus for controlling flow of data between first and second data |
| 5 | processing systems via a memory, said descriptor table for storing a plurality of descriptors for |
| 6 | access by the first and second data processing systems, said first processing system comprises a |
| 7 | plurality of host computer systems, said second data processing comprising interconnected to a |
| 8 | plurality of attached devices interconnected by an intervening network architecture, said network |
| 9 | architecture comprises a plurality of data communications switches, said host computer system |
| 10 | and the attached devices each forming a node in a data processing network, each host computer |
| 11 | system comprising a plurality of central processing units and a memory interconnected by a PCI |
| 12 | bus architecture; |
| 13 | a network adapter also connected to the bus architecture for communicating data between the |
| 14 | host computer system and other nodes in the data processing network via the network |
| 15 | architecture; and |
| 16 | descriptor logic for generating the descriptors for storage in the descriptor table, the descriptors |
| 17 | including a branch descriptor comprising a link to another descriptor in the table, |
| 18 | wherein: |
| 19 | the network adapter comprises a pluggable option card having a connector such as an |
| 20 | edge connector for removable insertion into the bus architecture of the host computer |

system, said option card carrying:

21

1 an Integrated System on a Chip connected to the bus architecture via a connector, 2 at least one third level memory modules connected to the chip, and 3 an interposer connected to the chip for communicating data between media of the 4 network architecture and the chip, said interposer providing a physical connection to the 5 network, 6 and, 7 wherein the descriptors generated by the descriptor logic comprise a frame descriptor defining a 8 data packet to be communicated between a location in the memory and the second data 9 processing system, and a pointer descriptor identifying the location in the memory; 10 wherein the memory is implemented by a combination of SRAM and SDRAM, said chip 11 including a memory subsystem of the adapter comprises a first and a second memory, a data 12 cache and an instruction cache associated with a TX processor, and a second data cache and 13 second instruction cache associated with an RX processor, said three levels of memory having 14 respective sizes and associated access times, such that the memory subsystem facilitates: 15 convenient access to instruction and data by both the TX processor and the RX processor; 16 scaleability; and sharing of resources between the TX processor and the RX processor in the 17 interests of reducing manufacturing costs, and 18 wherein the descriptor table is stored in the memory of the first data processing system. 19 2. - 3. (Canceled) 20 4. (Previously presented) An apparatus as claimed in claim 1, further permitting coexistence of 21 heterogeneous communication protocols between the adapters and the host systems serving 22 various applications, such that use the adapter and a predefined set of data structures enhancing 23 data transfers between the host and the adapter, and opening a number of application channels

1 that can be opened in parallel as determined by an amount of memory resources allocated to the

- 2 adapter and being independent of processing power embedded in the adapter, and
- 3 wherein the descriptor table is stored in a memory of the second data processing system.
- 4 5. (Previously presented) An apparatus as claimed in claim 1.
- 5 wherein a branch descriptor comprises description of the descriptor location being link lists of
- 6 descriptors,
- 7 wherein information in the descriptors is used for control by software in the host of data
- 8 movement operations performed by TX and RX LCP engines, said information being used to
- 9 process a frame to generate a TX packet header located in the header of the frame, and
- wherein the descriptor table comprises a plurality of descriptor lists sequentially linked together
- 11 via branch descriptors therein.
- 6. (original) An apparatus as claimed in claim 1, wherein the descriptor table comprises a cyclic
- 13 descriptor list.
- 14 7. (original) An apparatus as claimed in claim 1, wherein the first data processing system
- 15 comprises a host computer system.
- 16 8. (Previously presented) An apparatus as claimed in claim 1, wherein the second data
- 17 processing system comprises a data communications interface for communicating data between a
- 18 host computer system and a data communications network.
- 19 9. (previously presented) A data processing system comprising: a host processing system having
- a memory, a data communications interface for communicating data between the host computer
- 21 system and a data communications network, and apparatus as claimed in claim 1, for controlling

- 1 flow of data between the memory of the host computer system and the data communications
- 2 interface
- 3 10. (Currently amended) A method comprising:
- 4 controlling flow of data between first and second data processing systems via a memory, the step
- 5 of controlling comprising: storing in a descriptor table a plurality of descriptors for access by the
- 6 first and second data processing systems,
- 7 forming said first processing system to comprise a plurality of host computer systems, said-
- 8 second data processing to comprise interconnected to a plurality of attached devices
- 9 interconnected by an intervening network architecture, said network architecture comprising a
- 10 plurality of data communications switches, said host computer system and the attached devices
- each forming a node in a data processing network, each host computer system comprising a
- 12 plurality of central processing units and a memory interconnected by a PCI bus architecture;
- 13 including a network adapter also connected to the bus architecture for communicating data
- between the host computer system and other nodes in the data processing network via the
- 15 network architecture; and
- by descriptor logic, generating the descriptors for storage in the descriptor table, the descriptors
- 17 including a branch descriptor comprising a link to another descriptor in the table;
- 18 implementing the network adapter to comprise a pluggable option card having a connector such
- 19 as an edge connector for removable insertion into the bus architecture of the host computer
- 20 system, said option card carrying:
- 21 an Integrated System on a Chip connected to the bus architecture via a connector,
- 22 at least one third level memory modules connected to the chip, and

| | 1 | an interposer connected to the chip for communicating data between media of the |
|-----|----|--|
| | 2 | network architecture and the chip, said interposer providing a physical connection to the |
| | 3 | network, and advantageously reducing manufacturing costs and providing reusable |
| | 4 | system building blocks, |
| | 5 | and. |
| | | |
| | 6 | by the descriptor logic, generating a frame descriptor defining a data packet to be communicated |
| | 7 | between a location in the memory and the second data processing system, and a pointer |
| | 8 | descriptor identifying the location in the memory, and further comprising: |
| | 9 | implementing the memory by a combination of SRAM and SDRAM, said chip including a |
| | 10 | memory subsystem of the adapter comprises a first and a second memory, a data cache and an |
| | 11 | instruction cache associated with a TX processor, and a second data cache and second instruction |
| · | 12 | cache associated with an RX processor, said three levels of memory having respective sizes and |
| e (| 13 | associated access times, such that the memory subsystem facilitates: convenient access to |
| • | 14 | instruction and data by both the TX processor and the RX processor; scaleability; and sharing of |
| ٠ | 15 | resources between the TX processor and the RX processor in the interests of reducing |
| | 16 | manufacturing costs, and |
| | | |
| | 17 | storing the descriptor table in the memory of the first data processing system. |
| | | |
| | 18 | 1112. (Canceled) |
| | | |
| | 19 | 13. (Currently amended) A method as claimed in claim 10 elaim 11, further comprising |
| | 20 | permitting coexistence of heterogeneous communication protocols between adapters and the host |
| | 21 | system serving various applications, such that use the adapter and a predefined set of data |
| | 22 | structures enhancing data transfers between the host and the adapter; |
| | | |
| | 23 | opening a number of application channels in parallel as determined by an amount of memory |
| | 24 | resources allocated to the adapter and being independent of processing power embedded in the |
| | | · |
| | | DOCKET NUMBER: IL920000076US1 6/17 |

- 1 adapter. It will be appreciated from the following that the ISOC 120 concept of integrating
- 2 multiple components into a single integrated circuit chip component advantageously minimizes
- 3 manufacturing costs and in provides reusable system building blocks. However, it will also be
- 4 appreciated that in other embodiments of the present invention, the elements of the ISOC 120
- 5 may be implemented by discrete components, and
- 6 storing the descriptor table in a memory of the second data processing system.
- 7 14. (Previously presented) A method as claimed in claim 10, comprising forming the descriptor
- 8 table by linking a plurality of descriptor lists in series via branch descriptors therein, wherein a
- 9 branch descriptor comprises description of the descriptor location being link lists of descriptors,
- 10 using information in the descriptors for control by software in the host of data movement
- 11 operations performed by TX and RX LCP engines,
- 12 using the information to process a frame to generate a TX packet header in the header of the
- 13 frame.
- 15. (original) A method as claimed in claim 10, wherein the first data processing system.
- 15 comprises a host computer system.
- 16 1
- 16. (Previously presented) A method as claimed in claim 10, wherein the second data processing
- 18 system comprises a data communications interface for communicating data between a host
- 19 computer system and a data communications network.
- 20 17. (original) A computer program product comprising a computer usable medium having
- 21 computer readable program code means embodied therein for causing control of flow of data
- 22 between first and second data processing systems, the computer readable program code means in
- 23 said computer program product comprising computer readable program code means for causing a
- computer to effect the functions of claim 1.

- 1 18. (original) A computer program product comprising a computer usable medium having
- 2 computer readable program code means embodied therein for causing data processing, the
- 3 computer readable program code means in said computer program product comprising computer
- 4 readable program code means for causing a computer to effect the functions of claim 9.
- 5 19. (original) An article of manufacture comprising a computer usable medium having computer
- 6 readable program code means embodied therein for causing control of flow of data between first
- 7 and second data processing systems, the computer readable program code means in said article of
- 8 manufacture comprising computer readable program code means for causing a computer to effect
- 9 the steps of claim 10.
- 20. (original) A program storage device readable by machine, tangibly embodying a program of
- instructions executable by the machine to perform method steps for controlling flow of data
- 12 between first and second data processing systems, said method steps comprising the steps of
- 13 claim 10.
- 14 21. (previously presented) An apparatus as claimed in claim 1, wherein:
- 15 the descriptors generated by the descriptor logic comprise a frame descriptor defining a data
- 16 packet to be communicated between a location in the memory and the second data processing
- 17 system, and a pointer descriptor identifying the location in the memory;
- 18 the descriptor table is stored in one of the memory of the first data processing system and the
- 19 second data processing system;
- 20 the descriptor table comprises a plurality of descriptor lists sequentially linked together via
- 21 branch descriptors therein;
- 22 the descriptor table comprises a cyclic descriptor list;

- 1 the first data processing system comprises a host computer system; and
- 2 the second data processing system comprises a data communications interface for
- 3 communicating data between a host computer system and a data communications network.